oxy_webhelp_navlinks = {"GUID-0263D325-8CFE-422B-A1F6-751A0F693C88-d1890e321":{"topics":[{"title":"<ph>1.2.1.1<\/ph>\nBasic Memory Layout for Cortex-M Based MCUs","href":"GUID-222D822A-B2E5-41CF-8023-83880E0B29FE_2.html","attributes":{"data-id":"GUID-222D822A-B2E5-41CF-8023-83880E0B29FE"},"menu":{"hasChildren":false},"tocID":"GUID-222D822A-B2E5-41CF-8023-83880E0B29FE-d1890e332","topics":[]},{"title":"<ph>1.2.1.2<\/ph>\nBasic Memory Layout for MIPS Based MCUs","href":"GUID-F59CD389-FA8E-4FBC-B8E7-F88E3D2FE22A_2.html","attributes":{"data-id":"GUID-F59CD389-FA8E-4FBC-B8E7-F88E3D2FE22A"},"menu":{"hasChildren":false},"tocID":"GUID-F59CD389-FA8E-4FBC-B8E7-F88E3D2FE22A-d1890e340","topics":[]},{"title":"<ph>1.2.1.3<\/ph>\nFail Safe Update Memory Layout for Cortex-M Based MCUs","href":"GUID-0356B3ED-662E-4B3F-986B-B69F09ABA66A_2.html","attributes":{"data-id":"GUID-0356B3ED-662E-4B3F-986B-B69F09ABA66A"},"menu":{"hasChildren":false},"tocID":"GUID-0356B3ED-662E-4B3F-986B-B69F09ABA66A-d1890e348","topics":[]},{"title":"<ph>1.2.1.4<\/ph>\nFail Safe Update Memory Layout for MIPS Based MCUs","href":"GUID-ED3329AE-AA04-4537-B8D5-422A4114845D_2.html","attributes":{"data-id":"GUID-ED3329AE-AA04-4537-B8D5-422A4114845D"},"menu":{"hasChildren":false},"tocID":"GUID-ED3329AE-AA04-4537-B8D5-422A4114845D-d1890e356","topics":[]},{"title":"<ph>1.2.1.5<\/ph>\nI<sup class=\"ph sup\">2<\/sup>C Bootloader Protocol","href":"GUID-DB3C1FFD-6BF2-440E-B78E-D73C8A8D59F3.html","attributes":{"data-id":"GUID-DB3C1FFD-6BF2-440E-B78E-D73C8A8D59F3"},"menu":{"hasChildren":false},"tocID":"GUID-DB3C1FFD-6BF2-440E-B78E-D73C8A8D59F3-d1890e364","next":"GUID-DB3C1FFD-6BF2-440E-B78E-D73C8A8D59F3-d1890e364"}]}};