oxy_webhelp_navlinks = {"GUID-1F9246C5-1489-48AF-80A7-3AA2BA018D7B-d1890e1453":{"topics":[{"title":"<ph>1.7.1.1<\/ph>\nBasic Memory Layout for Cortex-M Based MCUs","href":"GUID-222D822A-B2E5-41CF-8023-83880E0B29FE_7.html","attributes":{"data-id":"GUID-222D822A-B2E5-41CF-8023-83880E0B29FE"},"menu":{"hasChildren":false},"tocID":"GUID-222D822A-B2E5-41CF-8023-83880E0B29FE-d1890e1461","topics":[]},{"title":"<ph>1.7.1.2<\/ph>\nBasic Memory Layout for MIPS Based MCUs","href":"GUID-F59CD389-FA8E-4FBC-B8E7-F88E3D2FE22A_7.html","attributes":{"data-id":"GUID-F59CD389-FA8E-4FBC-B8E7-F88E3D2FE22A"},"menu":{"hasChildren":false},"tocID":"GUID-F59CD389-FA8E-4FBC-B8E7-F88E3D2FE22A-d1890e1469","topics":[]},{"title":"<ph>1.7.1.3<\/ph>\nLive Update Memory Layout for Cortex-M Based MCUs","href":"GUID-1FAC3EA0-D88F-46E4-B253-8E32ECC183E2_2.html","attributes":{"data-id":"GUID-1FAC3EA0-D88F-46E4-B253-8E32ECC183E2"},"menu":{"hasChildren":false},"tocID":"GUID-1FAC3EA0-D88F-46E4-B253-8E32ECC183E2-d1890e1477","topics":[]},{"title":"<ph>1.7.1.4<\/ph>\nLive Update Memory Layout for MIPS Based MCUs","href":"GUID-0239CA84-BD62-4622-981E-4B0EA4DCD54E_2.html","attributes":{"data-id":"GUID-0239CA84-BD62-4622-981E-4B0EA4DCD54E"},"menu":{"hasChildren":false},"tocID":"GUID-0239CA84-BD62-4622-981E-4B0EA4DCD54E-d1890e1485","topics":[]},{"title":"<ph>1.7.1.5<\/ph>\nUDP Bootloader Protocol","href":"GUID-AB5F374D-62F4-4C58-8858-B8F5ED235BB4.html","attributes":{"data-id":"GUID-AB5F374D-62F4-4C58-8858-B8F5ED235BB4"},"menu":{"hasChildren":false},"tocID":"GUID-AB5F374D-62F4-4C58-8858-B8F5ED235BB4-d1890e1493","topics":[]}]}};