oxy_webhelp_navlinks = {"how-the-spi-bootloader-library-works-d1857e555":{"topics":[{"title":"<ph>1.3.1.1<\/ph>\nBasic Memory layout for CORTEX-M based MCUs","href":"GUID-8DC24BD7-3112-401A-A207-3A1FC3A416AB_3.html","attributes":{"data-id":"basic-memory-layout-for-cortex-m-based-mcus"},"menu":{"hasChildren":false},"tocID":"basic-memory-layout-for-cortex-m-based-mcus-d1857e563","topics":[]},{"title":"<ph>1.3.1.2<\/ph>\nBasic Memory layout for MIPS based MCUs","href":"GUID-C2AA810E-4247-4971-99CA-8F3D78A9DD2F_3.html","attributes":{"data-id":"basic-memory-layout-for-mips-based-mcus"},"menu":{"hasChildren":false},"tocID":"basic-memory-layout-for-mips-based-mcus-d1857e571","topics":[]},{"title":"<ph>1.3.1.3<\/ph>\nFail Safe Update Memory layout for CORTEX-M based MCUs","href":"GUID-A6CA4BD5-4F43-4E12-8624-3AA1328B3DFE_3.html","attributes":{"data-id":"fail-safe-update-memory-layout-for-cortex-m-based-mcus"},"menu":{"hasChildren":false},"tocID":"fail-safe-update-memory-layout-for-cortex-m-based-mcus-d1857e579","topics":[]},{"title":"<ph>1.3.1.4<\/ph>\nFail Safe Update Memory layout for MIPS based MCUs","href":"GUID-CFBAB2D2-47E5-4A1D-AD31-BBCA6C7FC3A9_3.html","attributes":{"data-id":"fail-safe-update-memory-layout-for-mips-based-mcus"},"menu":{"hasChildren":false},"tocID":"fail-safe-update-memory-layout-for-mips-based-mcus-d1857e587","topics":[]},{"title":"<ph>1.3.1.5<\/ph>\nSPI Bootloader Protocol","href":"GUID-D0DF5AB0-CAFB-45A5-A788-3BD670A14856.html","attributes":{"data-id":"spi-bootloader-protocol"},"menu":{"hasChildren":false},"tocID":"spi-bootloader-protocol-d1857e595","next":"spi-bootloader-protocol-d1857e595"}]}};