oxy_webhelp_navlinks = {"GUID-195A1E40-055F-4875-AAFE-A7A09B566DCA-d1890e1664":{"topics":[{"title":"<ph>1.8.1.1<\/ph>\nBasic Memory Layout for MIPS Based MCUs","href":"GUID-F59CD389-FA8E-4FBC-B8E7-F88E3D2FE22A_8.html","attributes":{"data-id":"GUID-F59CD389-FA8E-4FBC-B8E7-F88E3D2FE22A"},"menu":{"hasChildren":false},"tocID":"GUID-F59CD389-FA8E-4FBC-B8E7-F88E3D2FE22A-d1890e1672","topics":[]},{"title":"<ph>1.8.1.2<\/ph>\nBasic Memory Layout for Cortex-M Based MCUs","href":"GUID-222D822A-B2E5-41CF-8023-83880E0B29FE_8.html","attributes":{"data-id":"GUID-222D822A-B2E5-41CF-8023-83880E0B29FE"},"menu":{"hasChildren":false},"tocID":"GUID-222D822A-B2E5-41CF-8023-83880E0B29FE-d1890e1680","topics":[]}]}};