oxy_webhelp_navlinks = {"GUID-C36532FD-C5CF-4448-A2D6-872808AF8730-d1890e585":{"topics":[{"title":"<ph>1.3.1.1<\/ph>\nBasic Memory Layout for Cortex-M Based MCUs","href":"GUID-222D822A-B2E5-41CF-8023-83880E0B29FE_3.html","attributes":{"data-id":"GUID-222D822A-B2E5-41CF-8023-83880E0B29FE"},"menu":{"hasChildren":false},"tocID":"GUID-222D822A-B2E5-41CF-8023-83880E0B29FE-d1890e593","topics":[]},{"title":"<ph>1.3.1.2<\/ph>\nBasic Memory Layout for MIPS Based MCUs","href":"GUID-F59CD389-FA8E-4FBC-B8E7-F88E3D2FE22A_3.html","attributes":{"data-id":"GUID-F59CD389-FA8E-4FBC-B8E7-F88E3D2FE22A"},"menu":{"hasChildren":false},"tocID":"GUID-F59CD389-FA8E-4FBC-B8E7-F88E3D2FE22A-d1890e601","topics":[]},{"title":"<ph>1.3.1.3<\/ph>\nFail Safe Update Memory Layout for Cortex-M Based MCUs","href":"GUID-0356B3ED-662E-4B3F-986B-B69F09ABA66A_3.html","attributes":{"data-id":"GUID-0356B3ED-662E-4B3F-986B-B69F09ABA66A"},"menu":{"hasChildren":false},"tocID":"GUID-0356B3ED-662E-4B3F-986B-B69F09ABA66A-d1890e609","topics":[]},{"title":"<ph>1.3.1.4<\/ph>\nFail Safe Update Memory Layout for MIPS Based MCUs","href":"GUID-ED3329AE-AA04-4537-B8D5-422A4114845D_3.html","attributes":{"data-id":"GUID-ED3329AE-AA04-4537-B8D5-422A4114845D"},"menu":{"hasChildren":false},"tocID":"GUID-ED3329AE-AA04-4537-B8D5-422A4114845D-d1890e617","topics":[]},{"title":"<ph>1.3.1.5<\/ph>\nSPI Bootloader Protocol","href":"GUID-FFBC6045-19BC-4805-82FA-AACD7116E7C9.html","attributes":{"data-id":"GUID-FFBC6045-19BC-4805-82FA-AACD7116E7C9"},"menu":{"hasChildren":false},"tocID":"GUID-FFBC6045-19BC-4805-82FA-AACD7116E7C9-d1890e625","next":"GUID-FFBC6045-19BC-4805-82FA-AACD7116E7C9-d1890e625"}]}};