oxy_webhelp_navlinks = {"GUID-A7D79BD3-CFDE-4AD7-AAD3-7481D67690B6-d1890e1872":{"topics":[{"title":"<ph>1.9.1.1.1<\/ph>\nDual Bank Update Memory Layout for Cortex-M Based MCUs","href":"GUID-4110C2D3-05A4-4CC6-8CA9-CD616CD9495E.html","attributes":{"data-id":"GUID-4110C2D3-05A4-4CC6-8CA9-CD616CD9495E"},"menu":{"hasChildren":false},"tocID":"GUID-4110C2D3-05A4-4CC6-8CA9-CD616CD9495E-d1890e1880","topics":[]},{"title":"<ph>1.9.1.1.2<\/ph>\nDual Bank Update Memory Layout for MIPS Based MCUs","href":"GUID-AAC6678A-5CD2-4722-991C-7ABC98709B68.html","attributes":{"data-id":"GUID-AAC6678A-5CD2-4722-991C-7ABC98709B68"},"menu":{"hasChildren":false},"tocID":"GUID-AAC6678A-5CD2-4722-991C-7ABC98709B68-d1890e1888","topics":[]}]}};