oxy_webhelp_navlinks = {"how-the-can-bootloader-library-works-d1879e795":{"topics":[{"title":"<ph>1.4.1.1<\/ph>\nBasic Memory layout for CORTEX-M based MCUs","href":"GUID-8DC24BD7-3112-401A-A207-3A1FC3A416AB_4.html","attributes":{"data-id":"basic-memory-layout-for-cortex-m-based-mcus"},"menu":{"hasChildren":false},"tocID":"basic-memory-layout-for-cortex-m-based-mcus-d1879e803","topics":[]},{"title":"<ph>1.4.1.2<\/ph>\nBasic Memory layout for MIPS based MCUs","href":"GUID-C2AA810E-4247-4971-99CA-8F3D78A9DD2F_4.html","attributes":{"data-id":"basic-memory-layout-for-mips-based-mcus"},"menu":{"hasChildren":false},"tocID":"basic-memory-layout-for-mips-based-mcus-d1879e811","topics":[]},{"title":"<ph>1.4.1.3<\/ph>\nFail Safe Update Memory layout for CORTEX-M based MCUs","href":"GUID-A6CA4BD5-4F43-4E12-8624-3AA1328B3DFE_4.html","attributes":{"data-id":"fail-safe-update-memory-layout-for-cortex-m-based-mcus"},"menu":{"hasChildren":false},"tocID":"fail-safe-update-memory-layout-for-cortex-m-based-mcus-d1879e819","topics":[]},{"title":"<ph>1.4.1.4<\/ph>\nFail Safe Update Memory layout for MIPS based MCUs","href":"GUID-CFBAB2D2-47E5-4A1D-AD31-BBCA6C7FC3A9_4.html","attributes":{"data-id":"fail-safe-update-memory-layout-for-mips-based-mcus"},"menu":{"hasChildren":false},"tocID":"fail-safe-update-memory-layout-for-mips-based-mcus-d1879e827","topics":[]},{"title":"<ph>1.4.1.5<\/ph>\nMPU Bootloader Memory Layout","href":"GUID-C4BA51E5-162D-4EBD-94AA-9FD857EBD9A3.html","attributes":{"data-id":"mpu-bootloader-memory-layout"},"menu":{"hasChildren":false},"tocID":"mpu-bootloader-memory-layout-d1879e835","topics":[]},{"title":"<ph>1.4.1.6<\/ph>\nCAN Bootloader Protocol","href":"GUID-1A9B682E-0E06-44BE-AE0B-B9816F9D8ABF.html","attributes":{"data-id":"can-bootloader-protocol"},"menu":{"hasChildren":false},"tocID":"can-bootloader-protocol-d1879e843","next":"can-bootloader-protocol-d1879e843"}]}};