oxy_webhelp_navlinks = {"GUID-0A8F8A04-D743-493C-97EF-52727FD4F746-d1890e1261":{"topics":[{"title":"<ph>1.6.1.1<\/ph>\nBasic Memory Layout for Cortex-M Based MCUs","href":"GUID-222D822A-B2E5-41CF-8023-83880E0B29FE_6.html","attributes":{"data-id":"GUID-222D822A-B2E5-41CF-8023-83880E0B29FE"},"menu":{"hasChildren":false},"tocID":"GUID-222D822A-B2E5-41CF-8023-83880E0B29FE-d1890e1269","topics":[]},{"title":"<ph>1.6.1.2<\/ph>\nBasic Memory Layout for MIPS Based MCUs","href":"GUID-F59CD389-FA8E-4FBC-B8E7-F88E3D2FE22A_6.html","attributes":{"data-id":"GUID-F59CD389-FA8E-4FBC-B8E7-F88E3D2FE22A"},"menu":{"hasChildren":false},"tocID":"GUID-F59CD389-FA8E-4FBC-B8E7-F88E3D2FE22A-d1890e1277","topics":[]},{"title":"<ph>1.6.1.3<\/ph>\nLive Update Memory Layout for Cortex-M Based MCUs","href":"GUID-1FAC3EA0-D88F-46E4-B253-8E32ECC183E2.html","attributes":{"data-id":"GUID-1FAC3EA0-D88F-46E4-B253-8E32ECC183E2"},"menu":{"hasChildren":false},"tocID":"GUID-1FAC3EA0-D88F-46E4-B253-8E32ECC183E2-d1890e1285","topics":[]},{"title":"<ph>1.6.1.4<\/ph>\nLive Update Memory Layout for MIPS Based MCUs","href":"GUID-0239CA84-BD62-4622-981E-4B0EA4DCD54E.html","attributes":{"data-id":"GUID-0239CA84-BD62-4622-981E-4B0EA4DCD54E"},"menu":{"hasChildren":false},"tocID":"GUID-0239CA84-BD62-4622-981E-4B0EA4DCD54E-d1890e1293","topics":[]},{"title":"<ph>1.6.1.5<\/ph>\nUSB Device HID Bootloader Protocol","href":"GUID-E2569A80-6F1B-455B-9466-AD28E55475BD.html","attributes":{"data-id":"GUID-E2569A80-6F1B-455B-9466-AD28E55475BD"},"menu":{"hasChildren":false},"tocID":"GUID-E2569A80-6F1B-455B-9466-AD28E55475BD-d1890e1301","topics":[]}]}};