oxy_webhelp_navlinks = {"GUID-8B412628-A9F3-42F5-8D38-1FE188F13F65-d1695e1623":{"topics":[{"title":"<ph>5.5.2.1<\/ph>\nLSRAM ECC Simulation","href":"GUID-62546A7D-6A5C-4E76-9E89-53F9C79A4D7D.html#GUID-DC27D9B5-CD4D-410B-A76C-3E21FA314BE3","attributes":{"data-id":"GUID-DC27D9B5-CD4D-410B-A76C-3E21FA314BE3"},"menu":{"hasChildren":false},"tocID":"GUID-DC27D9B5-CD4D-410B-A76C-3E21FA314BE3-d1695e1631","topics":[]},{"title":"<ph>5.5.2.2<\/ph>\nGenerate FPGA Array Data - Init Config Report: Add SERDES REFCLK I\/O Settings","href":"GUID-62546A7D-6A5C-4E76-9E89-53F9C79A4D7D.html#GUID-7D03AA68-4CDC-47D1-9E3F-D0C28493BAA2","attributes":{"data-id":"GUID-7D03AA68-4CDC-47D1-9E3F-D0C28493BAA2"},"menu":{"hasChildren":false},"tocID":"GUID-7D03AA68-4CDC-47D1-9E3F-D0C28493BAA2-d1695e1639","topics":[]}]}};