Jump to main content

# 1.4.1 PolarFire®, PolarFire SoC, RT PolarFire, and RT PolarFire SoC

(Ask a Question)

This section describes new features and enhancements for PolarFire, PolarFire SoC, RT PolarFire, and RT PolarFire SoC device families in Libero® SoC v2026.1.

## 1.4.1.1 Transceiver Simulation Model Enhancements

(Ask a Question)

This section describes enhancements to the PolarFire® transceiver simulation model in Libero® SoC v2026.1.

### 1.4.1.1.1 PF_XCVR Simulation Model for Fast Lock-Time Simulation

(Ask a Question)

Libero® SoC v2026.1 enhances the PolarFire® transceiver simulation model to support fast lock-time simulation behavior. This update helps reduce simulation time while preserving expected transceiver initialization behavior.

### 1.4.1.1.2 Independent TX and RX Lanes Support

(Ask a Question)

Libero® SoC v2026.1 enables independent TX and RX lane operation in the transceiver simulation model. This enhancement provides greater flexibility for customers simulating transceiver configurations where transmit and receive lanes are used independently.

## 1.4.1.2 PF_IOD Post-Layout Simulation

(Ask a Question)

Libero® SoC v2026.1 adds post-layout simulation support for statically delayed PolarFire® IOD resources. This support does not apply to dynamically trained PF_IOD interfaces. In this release, only post-layout gate-level functional simulation behavior is supported for the statically delayed PF_IOD resources. The PF_IOD external timing check arcs have been removed to prevent currently unsupported back-annotated timing simulation results through the IOD.

## 1.4.1.3 PF_IOD Initial Tap Value Simulation

(Ask a Question)

Libero® SoC v2026.1 enables PF_IOD post-layout simulation with startup or initial tap values. This enhancement allows customers to more accurately simulate IOD delay behavior based on configured initial conditions.

## 1.4.1.4 PF_IOD_OCTAL_DDR Clock Frequency Display

(Ask a Question)

Libero® SoC v2026.1 improves the PF_IOD_OCTAL_DDR configurator by displaying the rounded frequency for the CCC PLL Output 3 clock divider label. This update improves readability and helps users better understand the generated clock configuration.

## 1.4.1.5 PF_IOD_GENERIC_RX Data Rate and Fabric Clock Configuration Guidance

(Ask a Question)

Libero® SoC v2026.1 enhances PF_IOD_GENERIC_RX configuration guidance for data rate versus fabric clock speed. This update helps customers configure receive interfaces with improved awareness of valid data-rate and fabric-clock relationships.

## 1.4.1.6 PF_XCVR Clocking Support

(Ask a Question)

Libero® SoC v2026.1 updates the PF_XCVR configurator to support the Global (shared) clock option for applicable TX and RX clock configurations where both global and regional clock ports are exposed. This allows supported designs to use the quad's shared global clock output while retaining regional clock outputs for other lane clocks, subject to the device limitation of one global clock output to the fabric per quad.

## 1.4.1.7 PF_PCIE UIC Initialization

(Ask a Question)

Libero® SoC v2026.1 updates PF_PCIE UIC initialization for PCIe configurations using -6 dB de-emphasis. This enhancement improves support for PCIe designs that require this de-emphasis setting.

## 1.4.1.8 PF_Crypto AHB Clock Frequency Guidance

(Ask a Question)

Libero® SoC v2026.1 updates the PF_Crypto tooltip and parameter-description guidance to clarify the supported AHB clock frequency ranges for embedded DLL configurations. The embedded DLL must be enabled when the AHB clock frequency is greater than or equal to 125 MHz, and disabled when the AHB clock frequency is less than or equal to 70 MHz; AHB clock frequencies greater than 70 MHz and less than 125 MHz are not supported for this configuration.

## 1.4.1.9 PF_DDR Warning for Missing I/O Calibration on Memory Interface Banks

(Ask a Question)

Libero® SoC v2026.1 now reports a warning when I/O Calibration is not enabled for banks using memory interfaces. This warning helps customers identify potential DDR configuration issues earlier in the design flow.

## 1.4.1.10 Periphery Pre-Placement Checks

(Ask a Question)

Libero® SoC v2026.1 adds pre-placement checks for PolarFire® IOD resources. This enhancement helps identify IOD placement issues earlier in the design flow and improves implementation predictability for supported designs.

## 1.4.1.11 Routability Improvements

(Ask a Question)

Libero® SoC v2026.1 improves routability for designs where global signals drive wide-mux structures. This enhancement helps improve routing robustness for applicable PolarFire designs.

## 1.4.1.12 Clock Source Validation

(Ask a Question)

Libero® SoC v2026.1 adds a Design Rule Check to validate that the IP pin `CLK_FROM_RCOSC_160MHZ` is driven by the RC Oscillator. This check helps users identify invalid clock-source connections early in the design flow.

## 1.4.1.13 Silver License Expansion

(Ask a Question)

Libero® SoC v2026.1 expands Silver license support for the following device/package combinations:

- MPF300TS-1FCG1152I (PolarFire®)
- MPFS250TC (PolarFire SoC):
  - FCG1152I
  - FCG1152E
  - FCVG484E

Note: The Welcome Page of the Libero tool for the 2026.1 version contains a typographical error and incorrectly displays MPF200TC instead of MPFS250TC. You can continue using the MPFS250TC device, which has the Silver license support.

Rev: 2026.1

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.