oxy_webhelp_navlinks = {"GUID-44955BE0-4CFC-409B-84B5-1586BD106A06-d1695e2378":{"topics":[{"title":"<ph>8.2.2.1<\/ph>\nNew Timing Constraint Flow Accounts for Global Clock Jitter Automatically ","href":"GUID-6EDAA81A-DB00-4B1E-8E09-2C5CFF8AD796.html#GUID-6F0B715B-6AA4-4A70-A80B-5D2434625363","attributes":{"data-id":"GUID-6F0B715B-6AA4-4A70-A80B-5D2434625363"},"menu":{"hasChildren":false},"tocID":"GUID-6F0B715B-6AA4-4A70-A80B-5D2434625363-d1695e2386","topics":[]},{"title":"<ph>8.2.2.2<\/ph>\nChanging Default Behavior of GLx_Yx_ARST_N Signals in the CCC Configurator","href":"GUID-6EDAA81A-DB00-4B1E-8E09-2C5CFF8AD796.html#GUID-DCFF57A6-EB59-4852-86A2-01D7975A0E87","attributes":{"data-id":"GUID-DCFF57A6-EB59-4852-86A2-01D7975A0E87"},"menu":{"hasChildren":false},"tocID":"GUID-DCFF57A6-EB59-4852-86A2-01D7975A0E87-d1695e2394","topics":[]},{"title":"<ph>8.2.2.3<\/ph>\nAdded Simulation Support for RTG4 PLL Feedback Delay","href":"GUID-6EDAA81A-DB00-4B1E-8E09-2C5CFF8AD796.html#GUID-E56F906E-D1A2-4194-8ED6-C3FB0AC8E8F2","attributes":{"data-id":"GUID-E56F906E-D1A2-4194-8ED6-C3FB0AC8E8F2"},"menu":{"hasChildren":false},"tocID":"GUID-E56F906E-D1A2-4194-8ED6-C3FB0AC8E8F2-d1695e2402","topics":[]}]}};