oxy_webhelp_navlinks = {"GUID-B7A7DDCD-0C08-4B73-8784-E9485DA8A005-d1695e2789":{"topics":[{"title":"<ph>9.2.1.1<\/ph>\nNew Timing Constraint Flow to Automatically Account for Global Clock Jitter","href":"GUID-806C0A69-391D-4FD4-B7F2-FC15EE53AE28.html#GUID-853A4812-829D-4040-A4BB-1E9D02E3279C","attributes":{"data-id":"GUID-853A4812-829D-4040-A4BB-1E9D02E3279C"},"menu":{"hasChildren":false},"tocID":"GUID-853A4812-829D-4040-A4BB-1E9D02E3279C-d1695e2797","topics":[]},{"title":"<ph>9.2.1.2<\/ph>\nINIT MONITOR Enhancement to Latch Outputs when Using System Controller Suspend Mode","href":"GUID-806C0A69-391D-4FD4-B7F2-FC15EE53AE28.html#GUID-B7D3F68E-848C-45F8-B442-D06582784A42","attributes":{"data-id":"GUID-B7D3F68E-848C-45F8-B442-D06582784A42"},"menu":{"hasChildren":false},"tocID":"GUID-B7D3F68E-848C-45F8-B442-D06582784A42-d1695e2805","topics":[]},{"title":"<ph>9.2.1.3<\/ph>\nPCIe L2P2 Support in Root-Port and Endpoints","href":"GUID-806C0A69-391D-4FD4-B7F2-FC15EE53AE28.html#GUID-3B72E492-1BBD-44A7-96CE-1D3989BCCAC3","attributes":{"data-id":"GUID-3B72E492-1BBD-44A7-96CE-1D3989BCCAC3"},"menu":{"hasChildren":false},"tocID":"GUID-3B72E492-1BBD-44A7-96CE-1D3989BCCAC3-d1695e2813","topics":[]},{"title":"<ph>9.2.1.4<\/ph>\nPCIe Root-port Capability to Work with APB Initiator to Control the PERSTn Output to Downstream PCIe Endpoints","href":"GUID-806C0A69-391D-4FD4-B7F2-FC15EE53AE28.html#GUID-27A13030-3F1A-4D7B-A116-CB3204D394AB","attributes":{"data-id":"GUID-27A13030-3F1A-4D7B-A116-CB3204D394AB"},"menu":{"hasChildren":false},"tocID":"GUID-27A13030-3F1A-4D7B-A116-CB3204D394AB-d1695e2821","topics":[]}]}};