


10 valid bits on data (SPDIFTX_MR.VBPS = 10)

2-byte CDR container (SPDIFTX_MR.BPS = 1)

Note: Little-Endian mode

System Memory, etc




valid data = LSB justified

SPDIFTX

SPDIFTX_MR.JUSTIFY=0


BPS=1

SPDIFTX_CDR




shift

SPDIF frame



System Memory, etc




valid data = MSB justified

SPDIFTX

SPDIFTX_MR.JUSTIFY=1

BPS=1

SPDIFTX_CDR



shift

SPDIF frame

