


31 30 ... 1 0
 s s ... s s
 Clear on Read (CR) access
 INT_ST_<group0>

31 30 ... 1 0
 INT_MSK_<group0>



31 30 ... 1 0
 s s ... s s
 Clear on Read (CR) access
 INT_ST_<group31>

31 30 ... 1 0
 INT_MSK_<group31>

31 30 ... 1 0
 s s ... s s
 Description: Main status of interrupt sources
 Access: Clear on Read (CR) access

These registers are reset upon read access to INT_ST_MAIN

31 30 ... 1 0
 s s ... s s
 INT_ST_MAIN

s
 INT → Interrupt (PIN)