

6 valid bits on data (SPDIFTX_MR.VBPS = 6)


3-byte CDR container (SPDIFTX_MR.BPS = 2)

Note: Little-Endian mode

System Memory, etc



valid data = LSB justified




valid data = MSB justified

SPDIFTX

SPDIFTX_MR.JUSTIFY=0 BPS=2

SPDIFTX_MR.JUSTIFY=1 BPS=2


SPDIFTX_CDR



shift

direct mapping

SPDIF frame




6 valid bits on data (SPDIFTX_MR.VBPS = 6)


1-byte CDR container (SPDIFTX_MR.BPS = 0)

Note: little-endian mode

System Memory, etc



valid data = LSB justified





valid data = MSB justified

SPDIFTX

SPDIFTX_MR.JUSTIFY=0 BPS=0

SPDIFTX_MR.JUSTIFY=1 BPS=0

SPDIFTX_CDR



shift

shift

SPDIF frame

