

interval.

(6) At the falling edge of the eighth SCLx clock, the I2CxRSR register is transferred to the I2CxRCV register.

The module clears the RCEN bit. The RBF status bit is set. The host generates the interrupt.