

- Detecting Start bit enables address detection. If SCIE is set, then interrupt will be asserted. (1)
- 2) User software clears the interrupt flag. (1)
 3) All '0's and R/W = 0 indicates
- a general call.

 4) Valid address clears D/Ā status bit
- (4) Valid address clears D/A status bit and sets GCSTAT status bit. Client generates ACK. Address is loaded into I2CxRCV register.
 - R/W status bit cleared. Client generates an interrupt.
 - Bus waiting. Client is ready to receive data.