



- Client recognizes Start event; S and P bits set/clear accordingly.
- Client receives first address byte. Write indicated. Client Acknowledges and generates interrupt. User software reads I2CxRCV register.
- Client receives address byte. Address matches. Client Acknowledges and generates interrupt. User software reads I2CxRCV register.
- Host sends a Repeated Start to redirect the message.
- Client receives resend of first address byte. User software reads I2CxRCV register. Read indicated. Client suspends clock.
- User software writes I2CxTRN with response data.

- User software sets SCLREL to release clock hold. Host resumes clocking and client transmits data byte.
- At the end of ninth clock, if host sent an  $\overline{\text{ACK}}$ , module clears SCLREL to suspend clock. Client generates interrupt.
- At the end of ninth clock, if host sent a NACK, no more data expected. User software should stop writing to I2CxTRN. Module does not suspend clock and will generate an interrupt.
- Client recognizes Stop event; S and P bits set/clear accordingly.