


# SIC 1/2 Bridge Evolution Board (TO-247, ASD2 Gate Driver IC)



**Control and Monitoring:**




- Pulse Width 1st (R55, R56)
- Delay (R57)
- Pulse Width 2nd (R58, R59)
- SW1
- J11
- J12
- +15V
- ALL Fault
- LOW TRIGGER
- HIGH TRIGGER
- HV Monitoring
- TEMP Monitoring
- RESET
- LOW
- POWER
- FAULT
- STATUS

J9: 1-2 PWM OSC High Signal  
 J9: 2-3 DPT Signal  
 J10: 1-2 PWM OSC Low Signal  
 J10: 2-3 DPT Signal  
 J6: 1-2 DPT/ Int PWM OSC Low to Gate Drive  
 J6: 2-3 EXT Low Trig to Gate Driver  
 J7: 1-2 DPT/ Int PWM OSC High to Gate Drive  
 J7: 2-3 EXT High Trig to Gate Driver

Duty Cycle (R63)

Dead Time Leading Edge (R76)

Dead Time Trailing Edge (R75)



240.0mm

120.0mm