Configurable Logic Block Input PPS Register
| Name: | CLBINxPPS |
| Offset: | 0x235,0x236,0x237,0x238,0x239,0x23A,0x23B,0x23C |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| PORT[4:0] | PIN[2:0] | ||||||||
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Name: | CLBINxPPS |
| Offset: | 0x235,0x236,0x237,0x238,0x239,0x23A,0x23B,0x23C |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| PORT[4:0] | PIN[2:0] | ||||||||
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
DS40002671A
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.