

SPI Enable  
TDRE/TXEMPTY are set

TDRE ?  
(SW check)

Write SPI\_TDR ?

TDRE/TXEMPTY are cleared

CSAAT ?  
(HW check)

PS ?  
(HW check)

NPCS <= SPI\_TDR(PCS)

NPCS <= SPI\_MR(PCS)

SPI\_TDR(PCS) = NPCS ?  
(HW check)

NPCS deasserted

Delay DLYBCS

NPCS <= SPI\_TDR(PCS)

SPI\_MR(PCS) = NPCS ?  
(HW check)

NPCS deasserted

Delay DLYBCS

NPCS <= SPI\_MR(PCS),  
SPI\_TDR(PCS)

Delay DLYBS

Shifter <= SPI\_TDR(TD)  
TDRE is set

Data Transfer  
(SPI bus driven)

SPI\_RDR(RD) <= Shifter  
RDRF is set

Read SPI\_RDR(RD)

Delay DLYBCT

TDRE ?  
(HW check)

TXEMPTY is set

CSAAT ?  
(HW check)

NPCS deasserted

Delay DLYBCS

- NPCS defines the current chip select
- CSAAT, DLYBS, DLYBCT refer to the fields of the Chip Select Register corresponding to the current chip select
- 'x <= y' must be interpreted as 'x is loaded with y' where x,y represent either register fields or SPI pins
- HW = hardware, SW = software

From this step,  
SPI\_TDR can be  
rewritten for the  
next transfer

if read is required

0 (i.e., a new write to SPI\_TDR occurred during data transfer or delay DLYBCT)

