


## BANK 61

1E80h	Core registers
1E8Bh	
1E8Ch	ANSELA
1E8Dh	WPUA
1E8Eh	ODCONA
1E8Fh	SLRCONA
1E90h	INLVLA
1E91h	IOCAP
1E92h	IOCAN
1E93h	IOCAF
1E94h	Unimplemented Read as '0'
1E9Fh	
1EA0h	ANSELC <sup>(1)</sup>
1EA1h	WPUC <sup>(1)</sup>
1EA2h	ODCONC <sup>(1)</sup>
1EA3h	SLRCONC <sup>(1)</sup>
1EA4h	INLVLC <sup>(1)</sup>
1EA5h	IOCCP <sup>(1)</sup>
1EA6h	IOCCN <sup>(1)</sup>
1EA7h	IOCCF <sup>(1)</sup>
1EA8h	Unimplemented Read as '0'
1EE0h	
1EE1h	RA1I2C <sup>(2)</sup>
1EE2h	RA2I2C <sup>(2)</sup>
1EE3h	Unimplemented Read as '0'
1EE8h	
1EE9h	RC0I2C <sup>(1)</sup>
1EEAh	RC1I2C <sup>(1)</sup>
1EEBh	—
1EECh	—
1EEDh	—
1EEeh	—
1EEFh	—
1EF0h	Common RAM (Accesses 70h-7Fh)
1EFFh	

- Note:**
1. 14/16-pin devices only
  2. 8-pin devices only

**Legend:**

 Unimplemented data memory locations, read as '0'