

Address	Device	
	PIC18F45Q10	PIC18F26Q10 PIC18F46Q10
Note 1	Stack (31 Levels)	
00 0000h	Reset Vector	
...	...	
00 0008h	Interrupt Vector High	
...	...	
00 0018h	Interrupt Vector Low	
...	...	
00 001Ah	Program Flash Memory (16 KW)	Program Flash Memory (32 KW)
00 7FFFh		
00 8000h	Not Present ⁽²⁾	
00 FFFFh		
01 0000h		Not Present ⁽²⁾
01 FFFFh		
02 0000h		
1F FFFFh	User IDs (128 Words) ⁽³⁾	
20 0000h	Reserved	
20 0100h	Reserved	
2F FFFFh	Reserved	
30 0000h	Configuration Words (6 Words) ⁽³⁾	
30 000Bh	Reserved	
30 000Ch	Reserved	
30 02FFh	Reserved	
30 0300h	Unimplemented	
30 FFFBh	Unimplemented	
31 0000h	Data EEPROM (256 Bytes)	Data EEPROM (1 k Bytes)
31 00FFh	Unimplemented	
31 0100h		
31 03FFh		Unimplemented
31 0400h		
3F FFFBh	Unimplemented	
3F FFFCh	Revision ID (1 Word) ⁽⁴⁾	
3F FFFDh	Revision ID (1 Word) ⁽⁴⁾	
3F FFFEh	Device ID (1 Word) ⁽⁴⁾	
3F FFFFh	Device ID (1 Word) ⁽⁴⁾	

Note 1: The stack is a separate SRAM panel, apart from all user memory panels.

2: The addresses do not roll over. The region is read as '0'.

3: Not code-protected.

4: Device/Revision IDs are hard-coded in silicon.