

BANK 61

1E80h	Core Registers	1EA3h	SLRCONC	1ECDh	IOCWP
1E8Bh		1EA4h	INLVLC	1ECEh	IOCWN
1E8Ch	ANSELA	1EA5h	IOCCP	1ECFh	IOCWF
1E8Dh	WPUA	1EA6h	IOCCN	1ED0h	Unimplemented Read as '0'
1E8Eh	ODCONA	1EA7h	IOCCF	1EE2h	
1E8Fh	SLRCONA	1EA8h	—	1EE3h	—
1E90h	INLVLA	1EAAh	—	1EE4h	—
1E91h	IOCAP	1EABh	—	1EE5h	RB4I2C ⁽¹⁾
1E92h	IOCAN	1EACH	—	1EE6h	RB5I2C ⁽¹⁾
1E93h	IOCAF	1EADh	—	1EE7h	RB6I2C ⁽¹⁾
1E94h	—	1EAEh	—	1EE8h	RB7I2C ⁽¹⁾
1E95h	—	1EAFh	Unimplemented Read as '0'	1EE9h	RC0I2C ⁽²⁾
1E96h	ANSELB ⁽²⁾	1EB3h		1EEAh	RC1I2C ⁽²⁾
1E97h	WPUB ⁽²⁾	1EB4h	—	1EEBh	—
1E98h	ODCONB ⁽²⁾	1EB5h	—	1EECh	RC4I2C ⁽²⁾
1E99h	SLRCONB ⁽²⁾	1EB6h	—	1EEDh	RC5I2C ⁽²⁾
1E9Ah	INLVLB ⁽²⁾	1EB7h	—	1EEeh	—
1E9Bh	IOCBP ⁽²⁾	1EB8h	—	1EEFh	—
1E9Ch	IOCBN ⁽²⁾	1EB9h	—	1EF0h	Common RAM (Accesses 70h-7Fh)
1E9Dh	IOCBF ⁽²⁾	1EBAh	—	1EFFh	
1E9Eh	—	1EBBh	—		
1E9Fh	—	1EBCh	Unimplemented Read as '0'		
1EA0h	ANSELC	1ECCh			
1EA1h	WPUC				
1EA2h	ODCONC				

Note:

1. Available on 20-pin devices only
2. Available on 14-pin devices only

Legend:



Unimplemented data memory locations, read as '0'