

BEGIN

Set TWI clock
(CLDIV, CHDIV, CKDIV) in FLEX_TWI_CWGR
(Needed only once)

Set the Control register:
- Host enable
FLEX_TWI_CR = MSEN + SVDIS

Set the Host Mode register:
- Device client address
- Internal address size (IADRSZ)
- Transfer direction bit
Read ==> bit MREAD = 1

Set the internal address
FLEX_TWI_IADR = address

Start the transfer
FLEX_TWI_CR = START | STOP

Read Status register

RXRDY = 1?

No

Yes

Read Receive Holding register

Read Status register

TXCOMP = 1?

No

Yes

END