



BEGIN

Set TWI clock  
(CLDIV, CHDIV, CKDIV) in FLEX\_TWI\_CWGR  
(Needed only once)

Set the Control register:  
- Host enable  
FLEX\_TWI\_CR = MSEN + SVDIS

Set the Host Mode register:  
- Device client address (DADR)  
- Internal address size (IADRSZ)  
- Transfer direction bit  
Write ==> bit MREAD = 0

Set the internal address  
FLEX\_TWI\_IADR = address

Load Transmit register  
FLEX\_TWI\_THR = Data to send

Write STOP command  
FLEX\_TWI\_CR = STOP

Read Status register

TXRDY = 1?

No

Yes

Read Status register

TXCOMP = 1?

No

Yes

Transfer finished