



① TWIHS\_THR is transmitted to the internal shifter

◆ Ack or Nack from the host

① The data is memorized in TWIHS\_THR until a new value is written

② The clock is stretched after the ACK, the state of TWD is undefined during clock stretching