

- 4. The RUN trace illustrates the internal Timer Clock domain run/stop signal. Clock sync
- delays apply before the value appears in the RUN SFR bit.
- 5. The uncertainty of the output is due to the prescaler setting.
- 6. Cleared by software.