

## Note:

1. Cross-domain clock synchronization applies as required but is not highlighted.

OSEN = Enabled

- 2. The ON bit is set in the software and cleared by hardware upon Stop (One Shot mode).
- 3. The RUN trace illustrates the internal Timer Clock domain run/stop signal. Clock sync delays apply before the value appears in the RUN SFR bit.
- 4. The uncertainty of the output is due to the prescaler setting.
- 5. Cleared by software.

CSYNC = Sync