

Note:

- 1. The ON bit is set in the software and cleared by hardware upon Stop (One Shot mode).
- The SN bit is set in the software and cleared by hardware upon stop (One shot mode).
 The RUN trace illustrates the actual RUN SFR bit and not the internal Timer Clock domain run/stop signal.
- 3. Ensure that TUxyTMR counter is reset to zero by setting CLR command.
- 4. Cleared by software.