

Timer Setup:

START = None (ON = 1) CSYNC = Async PR = 4 (Period of 5) RESET = At PR Match OSEN = Enabled PS = 2 (Prescaler of 3)

STOP = Rising ERS Edge

Note:

- 1. The ON bit is set in the software and cleared by hardware upon Stop (One Shot mode).
- 2. The RUN trace illustrates the actual RUN SFR bit and not the internal Timer Clock domain run/stop signal.
- 3. Ensure that TUxyTMR counter is reset to zero by setting CLR command.
- 4. Cleared by software.