



Note:

1. This is a conceptual diagram only.
2. Control registers, state machine, prescaler and input ERS and clock for Secondary module is not used. Rather they are derived from the Main module.