BANK 56		BANK 57		BANK 58		BANK 59		BANK 60		BANK 61		BANK 62		BANK 63	
1C00h		1C80h		1D00h		1D80h		1E00h		1E80h		1F00h		1F80h	
	Core Registers		Core Registers		Core Registers										
	ŭ		ŭ		ŭ		Ü		Ü						
1C0Bh 1C0Ch		1C8Bh 1C8Ch		1D0Bh 1D0Ch		1D8Bh 1D8Ch		1E0Bh 1E0Ch		1E8Bh 1E8Ch		1F0Bh 1F0Ch		1F8Bh 1F8Ch	
1COCh		1C8Ch		1D0Cn		1D8Cn		1EUCh		1E8Cn		1FUCN		1F8Cn	
															Unimplemented
															Read as '0'
	Unimplemented		See Table 2 for		See Table 3 for										
	Read as '0'		register mapping details		register mapping details										
											uetans		uetalis		
														1FE3h 1FE4h	STATUS SHAD
														1FE5h	WREG_SHAD
														1FE6h	BSR_SHAD
														1FE7h 1FE8h	PCLATH_SHAD FSROL SHAD
														1FE9h	FSR0H_SHAD
														1FEAh	FSR1L_SHAD
														1FEBh 1FECh	FSR1H_SHAD
														1FEDh	STKPTR
														1FEEh	TOSL
1C6Fh 1C70h	Common RAM	1CEFh 1CF0h	Common RAM	1D6Fh 1D70h	Common RAM	1DF0h	Common RAM	1E6Fh 1E70h	Common RAM	1EEFh 1EFOh	Common RAM	1F6Fh 1F70h	Common RAM	1FEFh 1FF0h	TOSH Common RAM
10/011	(Accesses	ICFUII	(Accesses	10/011	(Accesses	IDFOIL	(Accesses	16/011	(Accesses	TEFUII	(Accesses	177011	(Accesses	TLLOII	(Accesses
1C7Fh	70h-7Fh)	1CFFh	70h-7Fh)	1D7Fh	70h-7Fh)	1DFFh	70h-7Fh)	1E7Fh	70h-7Fh)	1EFFh	70h-7Fh)	1F7Fh	70h-7Fh)	1FFFh	70h-7Fh)
	Legend:														

Unimplemented data memory locations, read as '0'