

## BANK 61

1E80h	Core Registers	1EA0h	ANSEL
1E8Bh		1EA1h	WPUC
1E8Ch	ANSELA	1EA2h	ODCONC
1E8Dh	WPUA	1EA3h	SLRCONC
1E8Eh	ODCONA	1EA4h	INLVLC
1E8Fh	SLRCONA	1EA5h	IOCCP
1E90h	INLVLA	1EA6h	IOCCN
1E91h	IOCAP	1EA7h	IOCCF
1E92h	IOCAN	1EA8h	Unimplemented Read as '0'
1E93h	IOCAF	1EE4h	
1E94h	—	1EE5h	RB4I2C <sup>(2)</sup>
1E95h	—	1EE6h	RB5I2C <sup>(2)</sup>
1E96h	ANSELB <sup>(1)</sup>	1EE7h	RB6I2C <sup>(2)</sup>
1E97h	WPUB <sup>(1)</sup>	1EE8h	RB7I2C <sup>(2)</sup>
1E98h	ODCONB <sup>(1)</sup>	1EE9h	RC0I2C <sup>(3)</sup>
1E99h	SLRCONB <sup>(1)</sup>	1EEAh	RC1I2C <sup>(3)</sup>
1E9Ah	INLVLB <sup>(1)</sup>	1EEBh	—
1E9Bh	IOCBP <sup>(1)</sup>	1EECh	RC4I2C <sup>(3)</sup>
1E9Ch	IOCBN <sup>(1)</sup>	1EEDh	RC5I2C <sup>(3)</sup>
1E9Dh	IOCBF <sup>(1)</sup>	1EEEh	—
1E9Eh	—	1EEFh	—
1E9Fh	—	1EF0h	Common RAM (Accesses 70h-7Fh)
		1EFFh	

### Notes:

1. Available on 20-pin devices only.
2. Available on PIC16F17146 only.
3. Available on PIC16F17126 only.

### Legend:



Unimplemented data memory locations, read as '0'.