	Device
Address	PIC18F27Q10
	PIC18F47Q10

Note 1	Stack (31 Levels)
00 0000h	Reset Vector
00 0008h	Interrupt Vector High
00 0018h	Interrupt Vector Low
00 001Ah	Program Flash
to	Memory
01 FFFFh	(64 KW)
02 0000h	Not
to	Present <sup>(2)</sup>
1F FFFFh	Tresent
20 0000h	
to	User IDs (128 Words) <sup>(3)</sup>
20 00FFh	
20 0100h	Reserved
to	
2F FFFFh 30 0000h	
to	Configuration Words (6 Words) <sup>(3)</sup>
30 000Bh	
30 000Ch	
to	Reserved
30 FFFFh	
31 0000h	
to	Data EEPROM (1024 Bytes)
31 00FFh	
31 0100h	
to	
31 01FFh	
30 000Ch to	Reserved
30 FFFFh	Reserved
36 FFFFCh	
to	Revision ID (1 Word) <sup>(4)</sup>
3F FFFDh	
3F FFFEh	
to	Device ID (1 Word) <sup>(4)</sup>
3F FFFFh	(,,, ,

**Note 1:** The stack is a separate SRAM panel, apart from all user memory panels.

- 2: The addresses do not roll over. The region is read as '0'.
- 3: Not code-protected.
- **4:** Device/Revision IDs are hard-coded in silicon.