



Tag address and valid bit


Instruction Cache Line (1 of N)




127 96



95 64



63 32



31 0