

BANK 62

1F00h	Core registers	1F3Bh	SLRCONA
1F0Bh		1F3Ch	INLVLA
1F0Ch	Unimplemented Read as '0'	1F3Dh	IOCAP
1F0Fh		1F3Eh	IOCAN
1F10h	RA0PPS	1F3Fh	IOCAF
1F11h	RA1PPS	1F40h	Unimplemented Read as '0'
1F12h	RA2PPS	1F42h	
1F13h	RA3PPS	1F43h	ANSELB ⁽¹⁾
1F14h	RA4PPS	1F44h	WPUB ⁽¹⁾
1F15h	RA5PPS	1F45h	ODCONB ⁽¹⁾
1F16h	Unimplemented Read as '0'	1F46h	SLRCONB ⁽¹⁾
1F1Bh		1F47h	INLVLB ⁽¹⁾
1F1Ch	RB4PPS ⁽¹⁾	1F48h	IOCBP ⁽¹⁾
1F1Dh	RB5PPS ⁽¹⁾	1F49h	IOCBN ⁽¹⁾
1F1Eh	RB6PPS ⁽¹⁾	1F4Ah	IOCBF ⁽¹⁾
1F1Fh	RB7PPS ⁽¹⁾	1F4Bh	Unimplemented Read as '0'
1F20h	RC0PPS ⁽²⁾	1F4Dh	
1F21h	RC1PPS ⁽²⁾	1F4Eh	ANSELC ⁽²⁾
1F22h	RC2PPS ⁽²⁾	1F4Fh	WPUC ⁽²⁾
1F23h	RC3PPS ⁽²⁾	1F50h	ODCONC ⁽²⁾
1F24h	RC4PPS ⁽²⁾	1F51h	SLRCONC ⁽²⁾
1F25h	RC5PPS ⁽²⁾	1F52h	INLVLC ⁽²⁾
1F26h	RC6PPS ⁽¹⁾	1F53h	IOCCP ⁽²⁾
1F27h	RC7PPS ⁽¹⁾	1F54h	IOCCN ⁽²⁾
1F28h	Unimplemented Read as '0'	1F55h	IOCCF ⁽²⁾
1F37h		1F56h	Unimplemented Read as '0'
1F38h	ANSELA	1F6Fh	
1F39h	WPUA	1F70h	Common RAM (Accesses 70h-7Fh)
1F3Ah	ODCONA	1F7Fh	

Note:**1. 20-pin devices only****2. 14/20-pin devices only**

Legend:



Unimplemented data memory locations, read as '0'