



- ① Detecting Start bit enables address detection. If SCIE is set, then interrupt will be asserted.
- ② User software clears the interrupt flag.
- ③ $R/\overline{W} = 1$ indicates that the client sends data bytes.
- ④ Valid address of first byte clears $\overline{D/A}$ status bit. Client generates \overline{ACK} .
- ⑤ R/\overline{W} status bit is set. Client generates interrupt. SCLREL is cleared. Client pulls SCLx low while SCLREL = 0.
- ⑥ Bus waiting. Client prepares to send data.