



Register Direct Freg or Coprocessor SFR RAW hazard:
 Compare Fa dst Freg to Fb src Freg(s)
 If true, stall Fb in RD-stage until Fa result available to forward to RD-stage

RAW hazard

FSIN.s F0, F0
 FABS.s F0, F1

Internal RAW hazard:
 RD-stage stalled



CPU pipeline (only) instruction



CPU -> FPU pipeline instruction



FPU pipeline operation



FPU pipeline stall