OXI	AOSCIII	Exernal riight requeriey Oscillator
0x2	XOSC32K	External 32.768 kHz Oscillator
Ot her	Reserved	Reserved
enable bit	•	the CFDEN bit is 1 , and both the Clock Failure Detection (CFD) interrupt E) bit in the Main Clock Interrupt Control (CLKCTRL.MCLKINTCTRL) are 1 . ystem Reset occurs.
	DEN Clock Failure Detection	on Enable e Detection (CFD) is enabled or not.
Value	Description	
0	CFD is disabled	

Note: This bit is read-only when this bit is '1', and both the Clock Failure Detection (CFD) interrupt enable bit and Interrupt Type (INTTYPE) bit in the Main Clock Interrupt Control (CLKCTRL.MCLKINTCTRL) are '1'. This bit will

This bit field controls which clock source to monitor, when the Clock Failure Detection Enable (CFDEN) bit is '1'.

External High Fraguency Oscillator

Description

Main Clock

CFDSRC[1:0]

RM

RM

0

CFDEN

R/W

n

CFDTST

R/W

5

Bit

Access Reset 7

Value

0x0

0x1

6

Name

CLKMAIN

YOSCHE

CFD is enabled

remain read-only until a System Reset occurs.

Bits 3:2 - CFDSRC[1:0] Clock Failure Detection Source