Value	Name	Description
0	INT	Regular Interrupt
1	NMI	Non-Maskable Interrupt
(CLKCTR	L.MCLKCTRLC) regi	nen the Clock Failure Detection Enable (CFDEN) bit in the Main Clock Control C gister is `1', and both the Clock Failure Detection (CFD) interrupt enable bit and this bit
(CLKCTR are '1.' Th Bit 0 – CF	L.MCLKCTRLC) reginis bit will remain read	pister is `1', and both the Clock Failure Detection (CFD) interrupt enable bit and this bit d-only until a System Reset occurs. tection Interrupt Enable
(CLKCTR are '1.' Th Bit 0 – CF	L.MCLKCTRLC) reginis bit will remain read	gister is `1', and both the Clock Failure Detection (CFD) interrupt enable bit and this bit d-only until a System Reset occurs.
(CLKCTR are `1.' Th Bit 0 - CF This bit co	L.MCLKCTRLC) reginis bit will remain read FD Clock Failure Detontrols whether the C	pister is `1', and both the Clock Failure Detection (CFD) interrupt enable bit and this bit d-only until a System Reset occurs. tection Interrupt Enable Clock Failure Detection (CFD) interrupt is enabled or not.

Note: This bit is read-only when the Clock Failure Detection Enable (CFDEN) bit in the Main Clock Control C (CLKCTRL.MCLKCTRLC) register is '1', and both the Interrupt Type (INTTYPE) bit and this bit are '1.' This bit will

0

CFD

R/W

0

Bit

Access Reset INTTYPE

R/W

0

6

remain read-only until a System Reset occurs.