Bit	7	6	5	4	3	2	1	0	
		SAMPCAP REFSEL[		EL[1:0]	1:0]		PRESC[2:0]		
Access	R	R/W	R/W	R/W	R	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
	pits 5:4 REFSEL[1:0]: Reference Selection bits								
		nese bits select the voltage reference for the ADC.							
		Name			Description				
		INTERNAL			Internal reference				
		VDD			$V_{DD}$				
	0x2	VREFA			External reference V <sub>REFA</sub>				
	Other	-		Reserved	Reserved.				
	bits 2:0 PRESC[2:0]: Prescaler bits								
	These bits define the division factor from the Peripheral Clock (CLK_PER) to the ADC Clock (CLK_ADC).								
	These bits define the division factor from the Peripheral Clock (CEN_PER) to the ADC Clock (CEN_ADC).								
	Value	Name	Des	scription					
		DIV2		K_PER divide	ed by 2				
	0x1	DIV4	CL	C PER divide	ed by 4				
	0x2	DIV8	CL	C PER divide	ed by 8				
	0x3	DIV16	CL	CLK_PER divided by 16					
	0x4	DIV32		CLK_PER divided by 32					
	0x5	DIV64		CLK PER divided by 64					
	0x6	DIV128		_ <_PER divide					
		DIV256		C_PER divide					
	/	D.1.200	JEI	Littaivide					