APMCLKPPS

Analog Peripheral Manager Clock PPS Register

Name:	APMCLKPPS
Address:	0x27A


Bit	7	6	5	4	3	2	1	0
				PORT[1:0]		PIN[2:0]
Access				R/W	R/W	R/W	R/W	R/W
Reset				0	0	0	0	0

Bits 4:3 – PORT[1:0] Analog Peripheral Manager Clock Input PORT Selection bits

Bits 2:0 – PIN[2:0] Analog Peripheral Manager Clock Input PORT Pin Selection bits

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.