Description

Stores one byte from a Register to the data space. For parts with SRAM, the data space consists of the Register File, I/O memory, and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the Register File only. In some parts the Flash memory has been mapped to the data space and can be written using this command. The EEPROM has a separate address space.

A 7-bit address must be supplied. The address given in the instruction is coded to a data space address as follows:

ADDR[7:0] = (INST[8], INST[8], INST[10], INST[9], INST[3], INST[2], INST[1], INST[0])

Memory access is limited to the address range 0x40...0xbf of the data segment.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

 

Operation:

(i)

(k) ← Rr

 

Syntax:

Operands:

Program Counter:

(i)

STS k,Rr

16 ≤ r ≤ 31, 0 ≤ k ≤ 127

PC ← PC + 1

16-bit Opcode:

1010 1kkk dddd kkkk