This section describes the debug module’s memory map when accessed via the regular system interconnect. The debug module is only accessible to the debug code running in the Debug mode on a Hart (or via a debug transport module).