The QSPI controller supports only Master mode operation. The Master mode operation runs directly off the controller clock (HCLK) and supports SPI transfer rates at the HCLK/2 frequency and slower.
The SPI peripherals consist mainly of the following components.
- Transmit and receive FIFOs
- Configuration and control logic
Figure 1. QSPI Controller Block Diagram
