The instruction fetch unit consists of a 2-way set-associative 16 KB
instruction cache that supports 64-byte cache line size with an access latency of one clock
cycle. The instruction cache is asynchronous with the data cache. Writes to memory can be
synchronized with the instruction fetch stream using the FENCE.I
instruction.