When an illegal transaction occurs, MPU performs the following events:
The 64-bit long status register captures a denied address. Once a failure is captured, subsequent denied accesses are not captured until the register is cleared by the MPU status clear system register. On the APB bus, this 64-bit register is read as two 32-bit values. The bit field definitions of the STATUS Register are given in the following table.
Bits | Field | Description |
---|---|---|
37:0 | Address | 38-bit failed address |
38 | Write | 0=Read 1=Write |
42:39 | ID | AXI ID of failure (4-bits) |
43 | Failed | Indicates Failure occurred, cleared via a system register bit |
The MPU9 block, between the SCB and the AXI Switch, is configured so that AXI transaction with ID=1 bypass the MPU protection. The SCB only initiates AXI=1 ID messages when the SCB bus request is a system request (non-user) indicating that the AXI command was initiated by the secure System Controller firmware and must be given access.