Halting the CPU in Debugging mode will halt the normal operation of the
peripheral. This peripheral can be forced to operate with the CPU halted by writing a
‘1’ to the Debug Run (DBGRUN) bit in the Debug Control (TCDn.DBGCTRL)
register.
When the Fault Detection (FAULTDET) bit in TCDn.DBGCTRL is written to
‘1’, and the CPU is halted in Debug mode, an event/Fault is created on
both input event channels. These events/Faults last as long as the break and can serve as a
safeguard in Debug mode, for example, by forcing external components off.
If the peripheral is configured to require periodic service by the CPU through interrupts or similar, improper operation or data loss may result during halted debugging.