0
’
to the ENABLE bit in the Control A (TCDn.CTRLA) register. This disables the TCD
instantly when synchronized to the TCD core domain.1
’
to the Disable at End of Cycle Strobe (DISEOC) bit in the Control E (TCDn.CTRLE)
register. This disables the TCD at the end of the TCD cycle.