CTRLC

Control C

Name:: CTRLC
Offset:: 0x02
Reset:: 0x00
Access:: -

Bit7	6	5	4	3	2	1	0
CMPDSEL	CMPCSEL			FIFTY		AUPDATE	CMPOVR
AccessR/W	R/W			R/W		R/W	R/W
Reset0	0			0		0	0

Bit 7 – CMPDSEL: Compare D Output Select

Compare D Output Select

This bit selects which waveform will be connected to output D.

Value	Name	Description
0	PWMA	Waveform A
1	PWMB	Waveform B

Bit 6 – CMPCSEL: Compare C Output Select

Compare C Output Select

This bit selects which waveform will be connected to output C.

Value	Name	Description
0	PWMA	Waveform A
1	PWMB	Waveform B

Bit 3 – FIFTY: Fifty Percent Waveform

Fifty Percent Waveform

If the two waveforms have identical characteristics, this bit can be written to ‘1’, which will cause any values written to the TCDn.CMPBSET/TCDn.CLR register to also be written to the TCDn.CMPASET/TCDn.CLR register.

Bit 1 – AUPDATE: Automatically Update

Automatically Update

If this bit is written to ‘1’, synchronization at the end of the TCD cycle is automatically requested after the Compare B Clear High (TCDn.CMPBCLRH) register is written.

If the fifty percent waveform is enabled by setting the FIFTY bit in this register, writing the Compare A Clear High register will also request a synchronization at the end of the TCD cycle if the AUPDATE bit is set.

Bit 0 – CMPOVR: Compare Output Value Override

Compare Output Value Override

When this bit is written to ‘1’, default values of the Waveform Outputs A and B are overridden by the values written in the Compare x Value in the Active state bit fields in the Control D register. See the CTRLD register description for more details.