The digital filter for event input x is enabled by writing a
‘1’ to the FILTER bit in the
corresponding Event Control (TCDn.EVCTRLA or TCDn.EVCTRLB)
register. When the digital filter is enabled, any pulse lasting
less than four counter clock cycles will be filtered out.
Therefore, any change on the incoming event will take four
counter clock cycles before it affects the input processing
logic.