Figure 1. Switch Master Clock (MCK) from Slow Clock to PLLx
Clock
Figure 2. Switch Master Clock (MCK) from Main Clock (MAINCK) to Slow
Clock
Figure 3. Change PLLA Programming
Figure 4. Programmable Clock Output Programming
