PLL0VDDA and PLL0VSSA must not be routed with a small trace width as it increases the inductance resulting in ripples. These supply traces must be routed as plane (as shown in Figure 1), even though the current requirements are small.
Same layout guidelines must be followed for DDR PLL power supplies. For more information about PCIe PLL guidelines, see SerDes.