CLCxGLS1

CLCx Gate2 Logic Select Register
Name:
CLCxGLS1
Address:
0xE2E,0xE38,0xE42,0xE4C,0xE56,0xE60,0xE6A,0xE74
Reset:
Access:
Bit76543210
G2D4TG2D4NG2D3TG2D3NG2D2TG2D2NG2D1TG2D1N
AccessR/WR/WR/WR/WR/WR/WR/WR/W
Resetxxxxxxxx

Bits 0, 2, 4, 6 – G2DyN

dyN: Gate2 Data 'y' Negated (inverted) bit
ValueDescription
1 dyN is gated into g2
0 dyN is not gated into g2

Bits 1, 3, 5, 7 – G2DyT

dyT: Gate2 Data 'y' True (non-inverted) bit
ValueDescription
1 dyT is gated into g2
0 dyT is not gated into g2