ADC - Analog-to-Digital Converter
ADC Functionality Cannot be Ensured with CLKADC Above 1.5 MHz and a Setting of 25% Duty Cycle
One Extra Measurement Performed After Disabling ADC Free-Running Mode
Parent topic:
Silicon Errata Issues