Reading from the Data FLASH is performed via the AHB bus by addressing the Data FLASH address space directly.
Read timings are increased by one cycle compared to regular FLASH read timings when access size is Byte or half-Word. The AHB data phase is twice as long in case of full-Word-size access.
It is not possible to read the Data FLASH while the Flash is being written or erased (the read is stalled), whereas the Data FLASH can be written or erased while the Flash is being read.
The Data FLASH address space is not cached, therefore it is recommended to limit access to this area for performance and power consumption considerations.