When SCLSM=1, the I2C client will stretch the SCL line only after an ACK, see Client Behavioral Diagram (SCLSM=1). When the I2C client is properly configured, it will wait for a Start condition to be detected.
When a Start condition is detected, the successive address packet will be received and checked by the address match logic.
If the received address is not a match, the packet will be rejected and the I2C client will wait for a new Start condition.
If the address matches, the acknowledge action as configured by the Acknowledge Action bit Control B register (CTRLB.ACKACT) will be sent and the Address Match bit in the Interrupt Flag register (INTFLAG.AMATCH) is set. SCL will be stretched until the I2C client clears INTFLAG.AMATCH. As the I2C client holds the clock by forcing SCL low, the software is given unlimited time to respond to the address.
The direction of a transaction is determined by reading the Read/Write Direction bit in the Status register (STATUS.DIR). This bit will be updated only when a valid address packet is received.
If the Transmit Collision bit in the Status register (STATUS.COLL) is set, the last packet addressed to the I2C client had a packet collision. A collision causes the SDA and SCL lines to be released without any notification to software. The next AMATCH interrupt is, therefore, the first indication of the previous packet’s collision. Collisions are intended to follow the SMBus Address Resolution Protocol (ARP).
After the address packet has been received from the I2C host, INTFLAG.AMATCH be set to ‘1’ to clear it.