LUT n Control A
Bit7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
EDGEDET | CLKSRC | FILTSEL[1:0] | OUTEN | ENABLE | |||
AccessR/W | R/W | R/W | R/W | R/W | R/W | ||
Reset0 | 0 | 0 | 0 | 0 | 0 |
Edge Detection
Value | Description |
---|---|
0 | Edge detector is disabled |
1 | Edge detector is enabled |
Clock Source Selection
This bit selects whether the peripheral clock (CLK_PER) or any source selected by the INSEL2 bit field of the LUTnCTRLC register (LUTn-TRUTHSEL[2]) is used as the clock (CLK_MUX_OUTn) for an LUT.
The CLK_MUX_OUTn of the even LUT is used for clocking the Sequencer block of an LUT pair.
Value | Description |
---|---|
0 | CLK_PER is clocking the LUTn |
1 | LUTn-TRUTHSEL[2] is clocking the LUTn |
Filter Selection
This bit field selects the LUT output filter options.
Value | Name | Description |
---|---|---|
0x0 | DISABLE | Filter disabled |
0x1 | SYNCH | Synchronizer enabled |
0x2 | FILTER | Filter enabled |
0x3 | - | Reserved |
Output Enable
1
’, the pin
configuration of the PORT I/O Controller is overridden.Value | Description |
---|---|
0 | Output to pin disabled |
1 | Output to pin enabled |
LUT Enable
Value | Description |
---|---|
0 | The LUT is disabled |
1 | The LUT is enabled |