ASI System Status
| Bit7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSTSYS | INSLEEP | NVMPROG | UROWPROG | LOCKSTATUS | |||
| Access | R | R | R | R | R | ||
| Reset | 0 | 0 | 0 | 0 | 1 |
System Reset Active
When this bit is set to ‘1’, there is an active
Reset on the system domain. When this bit is set to ‘0’, the
system is not in the Reset state.
This bit is set to ‘0’ on read.
A Reset held from the ASI_RESET_REQ register will also affect this bit.
System Domain in Sleep
When this bit is set to ‘1’, the system domain is
in Idle or deeper Sleep mode. When this bit is set to ‘0’, the
system is not in any sleep mode.
Start NVM Programming
When this bit is set to ‘1’, NVM Programming can
start from the UPDI.
When the programming is complete, reset the system through the UPDI Reset register.
Start User Row Programming
When this bit is set to ‘1’, User Row Programming
can start from the UPDI.
When the User Row data have been written to the RAM, the UROWDONE bit in the ASI_SYS_CTRLA register must be written.
NVM Lock Status
When this bit is set to ‘1’, the device is locked.
If a chip erase is done, and the lock bits are set to ‘0’, this
bit will be read as ‘0’.